src/HOL/SMT_Examples/SMT_Examples_Verit.thy
changeset 78176 41a2c9d5cd5d
parent 76030 39eae8f9dab4
child 79576 157de27b0863