src/HOLCF/ex/Fix2.ML
author paulson
Thu, 18 Jan 1996 10:38:29 +0100
changeset 1444 23ceb1dc9755
parent 1274 ea0668a1c0ba
child 1461 6bcb44e4d6e5
permissions -rw-r--r--
trivial updates
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     1
(*  Title:	HOLCF/ex/Fix2.ML
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     2
    ID:         $Id$
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     3
    Author: 	Franz Regensburger
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     4
    Copyright	1995 Technische Universitaet Muenchen
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     5
*)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     6
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     7
open Fix2;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     8
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     9
val lemma1 = prove_goal Fix2.thy "fix = gix"
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    10
 (fn prems =>
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    11
	[
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    12
	(rtac ext_cfun 1),
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    13
	(rtac antisym_less 1),
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    14
	(rtac fix_least 1),
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    15
	(rtac gix1_def 1),
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    16
	(rtac gix2_def 1),
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    17
	(rtac (fix_eq RS sym) 1)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    18
	]);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    19
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    20
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    21
val lemma2 = prove_goal Fix2.thy "gix`F=lub(range(%i. iterate i F UU))"
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    22
 (fn prems =>
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    23
	[
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    24
	(rtac (lemma1 RS subst) 1),
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    25
	(rtac fix_def2 1)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    26
	]);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    27
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    28