src/HOLCF/explicit_domains/Focus_ex.ML
author clasohm
Tue, 07 Nov 1995 13:15:04 +0100
changeset 1323 ae24fa249266
parent 1274 ea0668a1c0ba
child 1461 6bcb44e4d6e5
permissions -rw-r--r--
added leading "." to HTML filenames
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     1
(*
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     2
    ID:         $Id$
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     3
    Author: 	Franz Regensburger
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     4
    Copyright   1995 Technische Universitaet Muenchen
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     5
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     6
*)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     7
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     8
open Focus_ex;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     9
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    10
(* first some logical trading *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    11
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    12
val prems = goal Focus_ex.thy
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    13
"is_g(g) = \ 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    14
\ (? f. is_f(f) & (!x.(? z. <g`x,z> = f`<x,z> & \
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    15
\	     (! w y. <y,w> = f`<x,w>  --> z << w))))";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    16
by (simp_tac (!simpset addsimps [is_g,is_net_g]) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    17
by (fast_tac HOL_cs 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    18
val lemma1 = result();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    19
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    20
val prems = goal Focus_ex.thy
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    21
"(? f. is_f(f) & (!x. (? z. <g`x,z> = f`<x,z> & \
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    22
\ 		     (! w y. <y,w> = f`<x,w>  --> z << w)))) \
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    23
\ = \ 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    24
\ (? f. is_f(f) & (!x. ? z.\
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    25
\       g`x = cfst`(f`<x,z>) & \
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    26
\         z = csnd`(f`<x,z>) & \
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    27
\	(! w y.  <y,w> = f`<x,w> --> z << w)))";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    28
by (rtac iffI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    29
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    30
by (res_inst_tac [("x","f")] exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    31
by (REPEAT (etac conjE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    32
by (etac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    33
by (strip_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    34
by (etac allE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    35
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    36
by (res_inst_tac [("x","z")] exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    37
by (REPEAT (etac conjE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    38
by (rtac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    39
by (rtac conjI 2);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    40
by (atac 3);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    41
by (dtac sym 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    42
by (Asm_simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    43
by (dtac sym 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    44
by (Asm_simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    45
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    46
by (res_inst_tac [("x","f")] exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    47
by (REPEAT (etac conjE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    48
by (etac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    49
by (strip_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    50
by (etac allE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    51
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    52
by (res_inst_tac [("x","z")] exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    53
by (REPEAT (etac conjE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    54
by (rtac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    55
by (atac 2);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    56
by (rtac trans 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    57
by (rtac (surjective_pairing_Cprod2) 2);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    58
by (etac subst 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    59
by (etac subst 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    60
by (rtac refl 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    61
val lemma2 = result();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    62
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    63
(* direction def_g(g) --> is_g(g) *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    64
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    65
val prems = goal Focus_ex.thy "def_g(g) --> is_g(g)";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    66
by (simp_tac (!simpset addsimps [def_g,lemma1, lemma2]) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    67
by (rtac impI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    68
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    69
by (res_inst_tac [("x","f")] exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    70
by (REPEAT (etac conjE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    71
by (etac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    72
by (strip_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    73
by (res_inst_tac [("x","fix`(LAM k.csnd`(f`<x,k>))")] exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    74
by (rtac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    75
by (Asm_simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    76
by (rtac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    77
by (rtac trans 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    78
by (rtac fix_eq 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    79
by (Simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    80
by (strip_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    81
by (rtac fix_least 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    82
by (dtac sym 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    83
back();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    84
by (Asm_simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    85
val lemma3 = result();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    86
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    87
(* direction is_g(g) --> def_g(g) *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    88
val prems = goal Focus_ex.thy "is_g(g) --> def_g(g)";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    89
by (simp_tac (!simpset addsimps [lemma1,lemma2,def_g]) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    90
by (rtac impI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    91
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    92
by (res_inst_tac [("x","f")] exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    93
by (REPEAT (etac conjE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    94
by (etac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    95
by (rtac ext_cfun 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    96
by (etac allE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    97
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    98
by (REPEAT (etac conjE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    99
by (subgoal_tac "fix`(LAM k. csnd`(f`<x, k>)) = z" 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   100
by (Asm_simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   101
by (subgoal_tac "! w y. f`<x, w> = <y, w>  --> z << w" 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   102
by (rtac sym 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   103
by (rtac fix_eqI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   104
by (Asm_simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   105
by (etac sym 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   106
by (rtac allI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   107
by (Simp_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   108
by (strip_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   109
by (subgoal_tac "f`<x, za> = <cfst`(f`<x,za>),za>" 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   110
by (fast_tac HOL_cs 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   111
by (rtac trans 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   112
by (rtac (surjective_pairing_Cprod2 RS sym) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   113
by (etac cfun_arg_cong 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   114
by (strip_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   115
by (REPEAT (etac allE 1));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   116
by (etac mp 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   117
by (etac sym 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   118
val lemma4 = result();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   119
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   120
(* now we assemble the result *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   121
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   122
val prems = goal Focus_ex.thy "def_g = is_g";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   123
by (rtac ext 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   124
by (rtac iffI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   125
by (etac (lemma3 RS mp) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   126
by (etac (lemma4 RS mp) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   127
val loopback_eq = result();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   128
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   129
val prems = goal Focus_ex.thy 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   130
"(? f.\
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   131
\ is_f(f::'b stream * ('b,'c) tc stream -> 'c stream * ('b,'c) tc stream))\
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   132
\ -->\
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   133
\ (? g. def_g(g::'b stream -> 'c stream ))";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   134
by (simp_tac (!simpset addsimps [def_g]) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   135
by (strip_tac 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   136
by (etac exE 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   137
by (rtac exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   138
by (rtac exI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   139
by (etac conjI 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   140
by (rtac refl 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   141
val L2 = result();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   142
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   143
val prems = goal Focus_ex.thy 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   144
"(? f.\
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   145
\ is_f(f::'b stream * ('b,'c) tc stream -> 'c stream * ('b,'c) tc stream))\
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   146
\ -->\
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   147
\ (? g. is_g(g::'b stream -> 'c stream ))";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   148
by (rtac (loopback_eq RS subst) 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   149
by (rtac L2 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   150
val conservative_loopback = result();
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   151