Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 17071 f753d6dd9bd0
parent 16417 9bc16273c2d4
child 22875 9b21fa38a3cf
equal deleted inserted replaced
17070:3b29a01417f8 17071:f753d6dd9bd0