Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 18684 38d72231b41d
parent 16417 9bc16273c2d4
child 22875 9b21fa38a3cf
equal deleted inserted replaced
18683:a8f9c192f6d1 18684:38d72231b41d