Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 18712 836520885b8f
parent 16417 9bc16273c2d4
child 22875 9b21fa38a3cf
equal deleted inserted replaced
18711:cf020c54e2f5 18712:836520885b8f