Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 18977 f24c416a4814
parent 16417 9bc16273c2d4
child 22875 9b21fa38a3cf
equal deleted inserted replaced
18976:4efb82669880 18977:f24c416a4814