Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 19782 48c4632e2c28
parent 16417 9bc16273c2d4
child 22875 9b21fa38a3cf
equal deleted inserted replaced
19781:c62720b20e9a 19782:48c4632e2c28