Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 19980 dc17fd6c0908
parent 16417 9bc16273c2d4
child 22875 9b21fa38a3cf
equal deleted inserted replaced
19979:a0846edbe8b0 19980:dc17fd6c0908