Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 21592 8831206d7f41
parent 16417 9bc16273c2d4
child 22875 9b21fa38a3cf
equal deleted inserted replaced
21591:5e0f2340caa7 21592:8831206d7f41