Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 29972 aee7610106fd
parent 22875 9b21fa38a3cf
child 33695 bec342db1bf4
equal deleted inserted replaced
29971:68331b62c873 29972:aee7610106fd