Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 42706 936cd1c493b4
parent 33695 bec342db1bf4
equal deleted inserted replaced
42705:528a2ba8fa74 42706:936cd1c493b4