Admin/Benchmarks/HOL-datatype/Verilog.thy
changeset 30046 49f603f92c47
parent 22875 9b21fa38a3cf
child 33695 bec342db1bf4
equal deleted inserted replaced
30045:b8ddd7667eed 30046:49f603f92c47