src/HOL/SMT_Examples/SMT_Tests_Verit.thy
changeset 74596 55d4f8e1877f
parent 72513 75f5c63f6cfa
child 75561 b6239ed66b94
equal deleted inserted replaced
74595:71bafd70acbb 74596:55d4f8e1877f