src/HOL/SMT_Examples/SMT_Tests_Verit.thy
changeset 81275 5ed639c16ce7
parent 75561 b6239ed66b94
equal deleted inserted replaced
81274:5e4a3237fc86 81275:5ed639c16ce7