src/HOL/SMT_Examples/SMT_Tests_Verit.thy
changeset 80182 29f2b8ff84f3
parent 75561 b6239ed66b94
equal deleted inserted replaced
80181:aa92c0f96036 80182:29f2b8ff84f3