src/HOLCF/domain/theorems.ML
author clasohm
Tue, 30 Jan 1996 13:42:57 +0100
changeset 1461 6bcb44e4d6e5
parent 1274 ea0668a1c0ba
child 1512 ce37c64244c0
permissions -rw-r--r--
expanded tabs
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     1
(* theorems.ML
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     2
   ID:         $Id$
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     3
   Author : David von Oheimb
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     4
   Created: 06-Jun-95
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     5
   Updated: 08-Jun-95 first proof from cterms
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     6
   Updated: 26-Jun-95 proofs for exhaustion thms
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     7
   Updated: 27-Jun-95 proofs for discriminators, constructors and selectors
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     8
   Updated: 06-Jul-95 proofs for distinctness, invertibility and injectivity
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
     9
   Updated: 17-Jul-95 proofs for induction rules
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    10
   Updated: 19-Jul-95 proof for co-induction rule
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    11
   Updated: 28-Aug-95 definedness theorems for selectors (completion)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    12
   Updated: 05-Sep-95 simultaneous domain equations (main part)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    13
   Updated: 11-Sep-95 simultaneous domain equations (coding finished)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    14
   Updated: 13-Sep-95 simultaneous domain equations (debugging)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    15
   Copyright 1995 TU Muenchen
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    16
*)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    17
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    18
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    19
structure Domain_Theorems = struct
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    20
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    21
local
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    22
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    23
open Domain_Library;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    24
infixr 0 ===>;infixr 0 ==>;infix 0 == ; 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    25
infix 1 ===; infix 1 ~= ; infix 1 <<; infix 1 ~<<;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    26
infix 9 `   ; infix 9 `% ; infix 9 `%%; infixr 9 oo;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    27
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    28
(* ----- general proof facilities ------------------------------------------------- *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    29
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    30
fun inferT sg pre_tm = #2(Sign.infer_types sg (K None)(K None)[]true([pre_tm],propT));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    31
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    32
(*
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    33
infix 0 y;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    34
val b=0;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    35
fun _ y t = by t;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    36
fun  g  defs t = let val sg = sign_of thy;
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    37
                     val ct = Thm.cterm_of sg (inferT sg t);
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    38
                 in goalw_cterm defs ct end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    39
*)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    40
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    41
fun pg'' thy defs t = let val sg = sign_of thy;
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    42
                          val ct = Thm.cterm_of sg (inferT sg t);
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    43
                      in prove_goalw_cterm defs ct end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    44
fun pg'  thy defs t tacsf=pg'' thy defs t (fn []   => tacsf 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    45
                                            | prems=> (cut_facts_tac prems 1)::tacsf);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    46
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    47
fun REPEAT_DETERM_UNTIL p tac = 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    48
let fun drep st = if p st then Sequence.single st
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    49
                          else (case Sequence.pull(tapply(tac,st)) of
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    50
                                  None        => Sequence.null
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    51
                                | Some(st',_) => drep st')
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    52
in Tactic drep end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    53
val UNTIL_SOLVED = REPEAT_DETERM_UNTIL (has_fewer_prems 1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    54
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    55
local val trueI2 = prove_goal HOL.thy "f~=x ==> True" (fn prems => [rtac TrueI 1]) in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    56
val kill_neq_tac = dtac trueI2 end;
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    57
fun case_UU_tac rews i v =      res_inst_tac [("Q",v^"=UU")] classical2 i THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    58
                                asm_simp_tac (HOLCF_ss addsimps rews) i;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    59
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    60
val chain_tac = REPEAT_DETERM o resolve_tac 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    61
                [is_chain_iterate, ch2ch_fappR, ch2ch_fappL];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    62
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    63
(* ----- general proofs ----------------------------------------------------------- *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    64
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    65
val swap3 = prove_goal HOL.thy "[| Q ==> P; ~P |] ==> ~Q" (fn prems => [
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    66
                                cut_facts_tac prems 1,
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    67
                                etac swap 1,
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    68
                                dtac notnotD 1,
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    69
                                etac (hd prems) 1]);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    70
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    71
val dist_eqI = prove_goal Porder0.thy "~ x << y ==> x ~= y" (fn prems => [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    72
                                cut_facts_tac prems 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    73
                                etac swap 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    74
                                dtac notnotD 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    75
                                asm_simp_tac HOLCF_ss 1]);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    76
val cfst_strict  = prove_goal Cprod3.thy "cfst`UU = UU" (fn _ => [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    77
                                (simp_tac (HOLCF_ss addsimps [inst_cprod_pcpo2]) 1)]);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    78
val csnd_strict  = prove_goal Cprod3.thy "csnd`UU = UU" (fn _ => [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    79
                        (simp_tac (HOLCF_ss addsimps [inst_cprod_pcpo2]) 1)]);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    80
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    81
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    82
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    83
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    84
fun theorems thy (((dname,_),cons) : eq, eqs :eq list) =
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    85
let
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    86
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    87
val dummy = writeln ("Proving isomorphism properties of domain "^dname^"...");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    88
val pg = pg' thy;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    89
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    90
(* ----- getting the axioms and definitions --------------------------------------- *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    91
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    92
local val ga = get_axiom thy in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    93
val ax_abs_iso    = ga (dname^"_abs_iso"   );
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    94
val ax_rep_iso    = ga (dname^"_rep_iso"   );
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    95
val ax_when_def   = ga (dname^"_when_def"  );
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    96
val axs_con_def   = map (fn (con,_) => ga (extern_name con ^"_def")) cons;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    97
val axs_dis_def   = map (fn (con,_) => ga (   dis_name con ^"_def")) cons;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
    98
val axs_sel_def   = flat(map (fn (_,args) => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
    99
                    map (fn     arg => ga (sel_of arg      ^"_def")) args) cons);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   100
val ax_copy_def   = ga (dname^"_copy_def"  );
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   101
end; (* local *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   102
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   103
(* ----- theorems concerning the isomorphism -------------------------------------- *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   104
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   105
val dc_abs  = %%(dname^"_abs");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   106
val dc_rep  = %%(dname^"_rep");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   107
val dc_copy = %%(dname^"_copy");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   108
val x_name = "x";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   109
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   110
val (rep_strict, abs_strict) = let 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   111
               val r = ax_rep_iso RS (ax_abs_iso RS (allI  RSN(2,allI RS iso_strict)))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   112
               in (r RS conjunct1, r RS conjunct2) end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   113
val abs_defin' = pg [] ((dc_abs`%x_name === UU) ==> (%x_name === UU)) [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   114
                                res_inst_tac [("t",x_name)] (ax_abs_iso RS subst) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   115
                                etac ssubst 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   116
                                rtac rep_strict 1];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   117
val rep_defin' = pg [] ((dc_rep`%x_name === UU) ==> (%x_name === UU)) [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   118
                                res_inst_tac [("t",x_name)] (ax_rep_iso RS subst) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   119
                                etac ssubst 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   120
                                rtac abs_strict 1];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   121
val iso_rews = [ax_abs_iso,ax_rep_iso,abs_strict,rep_strict];
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   122
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   123
local 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   124
val iso_swap = pg [] (dc_rep`%"x" === %"y" ==> %"x" === dc_abs`%"y") [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   125
                                dres_inst_tac [("f",dname^"_abs")] cfun_arg_cong 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   126
                                etac (ax_rep_iso RS subst) 1];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   127
fun exh foldr1 cn quant foldr2 var = let
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   128
  fun one_con (con,args) = let val vns = map vname args in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   129
    foldr quant (vns, foldr2 ((%x_name === con_app2 con (var vns) vns)::
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   130
                              map (defined o (var vns)) (nonlazy args))) end
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   131
  in foldr1 ((cn(%x_name===UU))::map one_con cons) end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   132
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   133
val cases = let 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   134
            fun common_tac thm = rtac thm 1 THEN contr_tac 1;
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   135
            fun unit_tac true = common_tac liftE1
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   136
            |   unit_tac _    = all_tac;
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   137
            fun prod_tac []          = common_tac oneE
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   138
            |   prod_tac [arg]       = unit_tac (is_lazy arg)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   139
            |   prod_tac (arg::args) = 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   140
                                common_tac sprodE THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   141
                                kill_neq_tac 1 THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   142
                                unit_tac (is_lazy arg) THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   143
                                prod_tac args;
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   144
            fun sum_one_tac p = SELECT_GOAL(EVERY[
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   145
                                rtac p 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   146
                                rewrite_goals_tac axs_con_def,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   147
                                dtac iso_swap 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   148
                                simp_tac HOLCF_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   149
                                UNTIL_SOLVED(fast_tac HOL_cs 1)]) 1;
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   150
            fun sum_tac [(_,args)]       [p]        = 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   151
                                prod_tac args THEN sum_one_tac p
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   152
            |   sum_tac ((_,args)::cons') (p::prems) = DETERM(
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   153
                                common_tac ssumE THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   154
                                kill_neq_tac 1 THEN kill_neq_tac 2 THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   155
                                prod_tac args THEN sum_one_tac p) THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   156
                                sum_tac cons' prems
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   157
            |   sum_tac _ _ = Imposs "theorems:sum_tac";
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   158
          in pg'' thy [] (exh (fn l => foldr (op ===>) (l,mk_trp(%"P")))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   159
                              (fn T => T ==> %"P") mk_All
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   160
                              (fn l => foldr (op ===>) (map mk_trp l,mk_trp(%"P")))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   161
                              bound_arg)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   162
                             (fn prems => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   163
                                cut_facts_tac [excluded_middle] 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   164
                                etac disjE 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   165
                                rtac (hd prems) 2,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   166
                                etac rep_defin' 2,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   167
                                if is_one_con_one_arg (not o is_lazy) cons
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   168
                                then rtac (hd (tl prems)) 1 THEN atac 2 THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   169
                                     rewrite_goals_tac axs_con_def THEN
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   170
                                     simp_tac (HOLCF_ss addsimps [ax_rep_iso]) 1
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   171
                                else sum_tac cons (tl prems)])end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   172
val exhaust = pg [] (mk_trp(exh (foldr' mk_disj) Id mk_ex (foldr' mk_conj) (K %))) [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   173
                                rtac cases 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   174
                                UNTIL_SOLVED(fast_tac HOL_cs 1)];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   175
end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   176
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   177
local 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   178
val when_app = foldl (op `) (%%(dname^"_when"), map % (when_funs cons));
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   179
val when_appl = pg [ax_when_def] (mk_trp(when_app`%x_name===when_body cons 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   180
                (fn (_,n) => %(nth_elem(n-1,when_funs cons)))`(dc_rep`%x_name))) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   181
                                simp_tac HOLCF_ss 1];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   182
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   183
val when_strict = pg [] ((if is_one_con_one_arg (K true) cons 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   184
        then fn t => mk_trp(strict(%"f")) ===> t else Id)(mk_trp(strict when_app))) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   185
                                simp_tac(HOLCF_ss addsimps [when_appl,rep_strict]) 1];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   186
val when_apps = let fun one_when n (con,args) = pg axs_con_def
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   187
                (lift_defined % (nonlazy args, mk_trp(when_app`(con_app con args) ===
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   188
                 mk_cfapp(%(nth_elem(n,when_funs cons)),map %# args))))[
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   189
                        asm_simp_tac (HOLCF_ss addsimps [when_appl,ax_abs_iso]) 1];
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   190
                in mapn one_when 0 cons end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   191
end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   192
val when_rews = when_strict::when_apps;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   193
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   194
(* ----- theorems concerning the constructors, discriminators and selectors ------- *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   195
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   196
val dis_stricts = map (fn (con,_) => pg axs_dis_def (mk_trp(
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   197
                        (if is_one_con_one_arg (K true) cons then mk_not else Id)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   198
                         (strict(%%(dis_name con))))) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   199
                simp_tac (HOLCF_ss addsimps (if is_one_con_one_arg (K true) cons 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   200
                                        then [ax_when_def] else when_rews)) 1]) cons;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   201
val dis_apps = let fun one_dis c (con,args)= pg (axs_dis_def)
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   202
                   (lift_defined % (nonlazy args, (*(if is_one_con_one_arg is_lazy cons
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   203
                        then curry (lift_defined %#) args else Id)
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   204
#################*)
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   205
                        (mk_trp((%%(dis_name c))`(con_app con args) ===
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   206
                              %%(if con=c then "TT" else "FF"))))) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   207
                                asm_simp_tac (HOLCF_ss addsimps when_rews) 1];
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   208
        in flat(map (fn (c,_) => map (one_dis c) cons) cons) end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   209
val dis_defins = map (fn (con,args) => pg [] (defined(%x_name)==> 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   210
                      defined(%%(dis_name con)`%x_name)) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   211
                                rtac cases 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   212
                                contr_tac 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   213
                                UNTIL_SOLVED (CHANGED(asm_simp_tac 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   214
                                              (HOLCF_ss addsimps dis_apps) 1))]) cons;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   215
val dis_rews = dis_stricts @ dis_defins @ dis_apps;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   216
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   217
val con_stricts = flat(map (fn (con,args) => map (fn vn =>
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   218
                        pg (axs_con_def) 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   219
                           (mk_trp(con_app2 con (fn arg => if vname arg = vn 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   220
                                        then UU else %# arg) args === UU))[
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   221
                                asm_simp_tac (HOLCF_ss addsimps [abs_strict]) 1]
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   222
                        ) (nonlazy args)) cons);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   223
val con_defins = map (fn (con,args) => pg []
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   224
                        (lift_defined % (nonlazy args,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   225
                                mk_trp(defined(con_app con args)))) ([
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   226
                                rtac swap3 1] @ (if is_one_con_one_arg (K true) cons 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   227
                                then [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   228
                                  if is_lazy (hd args) then rtac defined_up 2
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   229
                                                       else atac 2,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   230
                                  rtac abs_defin' 1,    
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   231
                                  asm_full_simp_tac (HOLCF_ss addsimps axs_con_def) 1]
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   232
                                else [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   233
                                  eres_inst_tac [("f",dis_name con)] cfun_arg_cong 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   234
                                  asm_simp_tac (HOLCF_ss addsimps dis_rews) 1])))cons;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   235
val con_rews = con_stricts @ con_defins;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   236
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   237
val sel_stricts = let fun one_sel sel = pg axs_sel_def (mk_trp(strict(%%sel))) [
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   238
                                simp_tac (HOLCF_ss addsimps when_rews) 1];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   239
in flat(map (fn (_,args) => map (fn arg => one_sel (sel_of arg)) args) cons) end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   240
val sel_apps = let fun one_sel c n sel = map (fn (con,args) => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   241
                let val nlas = nonlazy args;
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   242
                    val vns  = map vname args;
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   243
                in pg axs_sel_def (lift_defined %
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   244
                   (filter (fn v => con=c andalso (v<>nth_elem(n,vns))) nlas,
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   245
   mk_trp((%%sel)`(con_app con args) === (if con=c then %(nth_elem(n,vns)) else UU))))
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   246
                            ( (if con=c then [] 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   247
                               else map(case_UU_tac(when_rews@con_stricts)1) nlas)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   248
                             @(if con=c andalso ((nth_elem(n,vns)) mem nlas)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   249
                                         then[case_UU_tac (when_rews @ con_stricts) 1 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   250
                                                          (nth_elem(n,vns))] else [])
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   251
                             @ [asm_simp_tac(HOLCF_ss addsimps when_rews)1])end) cons;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   252
in flat(map  (fn (c,args) => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   253
        flat(mapn (fn n => fn arg => one_sel c n (sel_of arg)) 0 args)) cons) end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   254
val sel_defins = if length cons = 1 then map (fn arg => pg [] (defined(%x_name) ==> 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   255
                        defined(%%(sel_of arg)`%x_name)) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   256
                                rtac cases 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   257
                                contr_tac 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   258
                                UNTIL_SOLVED (CHANGED(asm_simp_tac 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   259
                                              (HOLCF_ss addsimps sel_apps) 1))]) 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   260
                 (filter_out is_lazy (snd(hd cons))) else [];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   261
val sel_rews = sel_stricts @ sel_defins @ sel_apps;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   262
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   263
val distincts_le = let
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   264
    fun dist (con1, args1) (con2, args2) = pg []
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   265
              (lift_defined % ((nonlazy args1),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   266
                             (mk_trp (con_app con1 args1 ~<< con_app con2 args2))))([
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   267
                        rtac swap3 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   268
                        eres_inst_tac [("fo5",dis_name con1)] monofun_cfun_arg 1]
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   269
                      @ map (case_UU_tac (con_stricts @ dis_rews) 1) (nonlazy args2)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   270
                      @[asm_simp_tac (HOLCF_ss addsimps dis_rews) 1]);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   271
    fun distinct (con1,args1) (con2,args2) =
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   272
        let val arg1 = (con1, args1);
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   273
            val arg2 = (con2, (map (fn (arg,vn) => upd_vname (K vn) arg)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   274
                              (args2~~variantlist(map vname args2,map vname args1))));
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   275
        in [dist arg1 arg2, dist arg2 arg1] end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   276
    fun distincts []      = []
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   277
    |   distincts (c::cs) = (map (distinct c) cs) :: distincts cs;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   278
in distincts cons end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   279
val dists_le = flat (flat distincts_le);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   280
val dists_eq = let
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   281
    fun distinct (_,args1) ((_,args2),leqs) = let
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   282
        val (le1,le2) = (hd leqs, hd(tl leqs));
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   283
        val (eq1,eq2) = (le1 RS dist_eqI, le2 RS dist_eqI) in
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   284
        if nonlazy args1 = [] then [eq1, eq1 RS not_sym] else
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   285
        if nonlazy args2 = [] then [eq2, eq2 RS not_sym] else
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   286
                                        [eq1, eq2] end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   287
    fun distincts []      = []
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   288
    |   distincts ((c,leqs)::cs) = flat(map (distinct c) ((map fst cs)~~leqs)) @
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   289
                                   distincts cs;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   290
    in distincts (cons~~distincts_le) end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   291
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   292
local 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   293
  fun pgterm rel con args = let
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   294
                fun append s = upd_vname(fn v => v^s);
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   295
                val (largs,rargs) = (args, map (append "'") args);
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   296
                in pg [] (mk_trp (rel(con_app con largs,con_app con rargs)) ===>
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   297
                      lift_defined % ((nonlazy largs),lift_defined % ((nonlazy rargs),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   298
                            mk_trp (foldr' mk_conj 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   299
                                (map rel (map %# largs ~~ map %# rargs)))))) end;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   300
  val cons' = filter (fn (_,args) => args<>[]) cons;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   301
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   302
val inverts = map (fn (con,args) => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   303
                pgterm (op <<) con args (flat(map (fn arg => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   304
                                TRY(rtac conjI 1),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   305
                                dres_inst_tac [("fo5",sel_of arg)] monofun_cfun_arg 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   306
                                asm_full_simp_tac (HOLCF_ss addsimps sel_apps) 1]
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   307
                                                      ) args))) cons';
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   308
val injects = map (fn ((con,args),inv_thm) => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   309
                           pgterm (op ===) con args [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   310
                                etac (antisym_less_inverse RS conjE) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   311
                                dtac inv_thm 1, REPEAT(atac 1),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   312
                                dtac inv_thm 1, REPEAT(atac 1),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   313
                                TRY(safe_tac HOL_cs),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   314
                                REPEAT(rtac antisym_less 1 ORELSE atac 1)] )
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   315
                  (cons'~~inverts);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   316
end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   317
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   318
(* ----- theorems concerning one induction step ----------------------------------- *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   319
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   320
val copy_strict = pg [ax_copy_def] ((if is_one_con_one_arg (K true) cons then fn t =>
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   321
         mk_trp(strict(cproj (%"f") eqs (rec_of (hd(snd(hd cons)))))) ===> t
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   322
        else Id) (mk_trp(strict(dc_copy`%"f")))) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   323
                                asm_simp_tac(HOLCF_ss addsimps [abs_strict,rep_strict,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   324
                                                        cfst_strict,csnd_strict]) 1];
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   325
val copy_apps = map (fn (con,args) => pg (ax_copy_def::axs_con_def)
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   326
                    (lift_defined %# (filter is_nonlazy_rec args,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   327
                        mk_trp(dc_copy`%"f"`(con_app con args) ===
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   328
                           (con_app2 con (app_rec_arg (cproj (%"f") eqs)) args))))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   329
                                 (map (case_UU_tac [ax_abs_iso] 1 o vname)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   330
                                   (filter(fn a=>not(is_rec a orelse is_lazy a))args)@
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   331
                                 [asm_simp_tac (HOLCF_ss addsimps [ax_abs_iso]) 1])
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   332
                )cons;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   333
val copy_stricts = map(fn(con,args)=>pg[](mk_trp(dc_copy`UU`(con_app con args) ===UU))
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   334
             (let val rews = cfst_strict::csnd_strict::copy_strict::copy_apps@con_rews
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   335
                         in map (case_UU_tac rews 1) (nonlazy args) @ [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   336
                             asm_simp_tac (HOLCF_ss addsimps rews) 1] end))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   337
                   (filter (fn (_,args)=>exists is_nonlazy_rec args) cons);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   338
val copy_rews = copy_strict::copy_apps @ copy_stricts;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   339
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   340
in     (iso_rews, exhaust, cases, when_rews,
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   341
        con_rews, sel_rews, dis_rews, dists_eq, dists_le, inverts, injects,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   342
        copy_rews)
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   343
end; (* let *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   344
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   345
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   346
fun comp_theorems thy (comp_dname, eqs: eq list, casess, con_rews, copy_rews) =
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   347
let
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   348
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   349
val dummy = writeln ("Proving induction properties of domain "^comp_dname^"...");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   350
val pg = pg' thy;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   351
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   352
val dnames = map (fst o fst) eqs;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   353
val conss  = map  snd        eqs;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   354
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   355
(* ----- getting the composite axiom and definitions ------------------------------ *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   356
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   357
local val ga = get_axiom thy in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   358
val axs_reach      = map (fn dn => ga (dn ^  "_reach"   )) dnames;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   359
val axs_take_def   = map (fn dn => ga (dn ^  "_take_def")) dnames;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   360
val axs_finite_def = map (fn dn => ga (dn ^"_finite_def")) dnames;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   361
val ax_copy2_def   = ga (comp_dname^ "_copy_def");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   362
val ax_bisim_def   = ga (comp_dname^"_bisim_def");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   363
end; (* local *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   364
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   365
(* ----- theorems concerning finiteness and induction ----------------------------- *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   366
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   367
fun dc_take dn = %%(dn^"_take");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   368
val x_name = idx_name dnames "x"; 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   369
val P_name = idx_name dnames "P";
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   370
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   371
local
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   372
  val iterate_ss = simpset_of "Fix";    
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   373
  val iterate_Cprod_strict_ss = iterate_ss addsimps [cfst_strict, csnd_strict];
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   374
  val iterate_Cprod_ss = iterate_ss addsimps [cfst2,csnd2,csplit2];
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   375
  val copy_con_rews  = copy_rews @ con_rews;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   376
  val copy_take_defs = (if length dnames=1 then [] else [ax_copy2_def]) @axs_take_def;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   377
  val take_stricts = pg copy_take_defs (mk_trp(foldr' mk_conj (map (fn ((dn,args),_)=>
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   378
                  (dc_take dn $ %"n")`UU === mk_constrain(Type(dn,args),UU)) eqs)))([
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   379
                                nat_ind_tac "n" 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   380
                                simp_tac iterate_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   381
                                simp_tac iterate_Cprod_strict_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   382
                                asm_simp_tac iterate_Cprod_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   383
                                TRY(safe_tac HOL_cs)] @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   384
                        map(K(asm_simp_tac (HOL_ss addsimps copy_rews)1))dnames);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   385
  val take_stricts' = rewrite_rule copy_take_defs take_stricts;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   386
  val take_0s = mapn (fn n => fn dn => pg axs_take_def(mk_trp((dc_take dn $ %%"0")
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   387
                                                                `%x_name n === UU))[
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   388
                                simp_tac iterate_Cprod_strict_ss 1]) 1 dnames;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   389
  val take_apps = pg copy_take_defs (mk_trp(foldr' mk_conj 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   390
            (flat(map (fn ((dn,_),cons) => map (fn (con,args) => foldr mk_all 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   391
                (map vname args,(dc_take dn $ (%%"Suc" $ %"n"))`(con_app con args) ===
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   392
                 con_app2 con (app_rec_arg (fn n=>dc_take (nth_elem(n,dnames))$ %"n"))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   393
                              args)) cons) eqs)))) ([
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   394
                                nat_ind_tac "n" 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   395
                                simp_tac iterate_Cprod_strict_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   396
                                simp_tac (HOLCF_ss addsimps copy_con_rews) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   397
                                TRY(safe_tac HOL_cs)] @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   398
                        (flat(map (fn ((dn,_),cons) => map (fn (con,args) => EVERY (
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   399
                                asm_full_simp_tac iterate_Cprod_ss 1::
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   400
                                map (case_UU_tac (take_stricts'::copy_con_rews) 1)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   401
                                    (nonlazy args) @[
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   402
                                asm_full_simp_tac (HOLCF_ss addsimps copy_rews) 1])
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   403
                        ) cons) eqs)));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   404
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   405
val take_rews = atomize take_stricts @ take_0s @ atomize take_apps;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   406
end; (* local *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   407
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   408
val take_lemmas = mapn (fn n => fn(dn,ax_reach) => pg'' thy axs_take_def (mk_All("n",
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   409
                mk_trp(dc_take dn $ Bound 0 `%(x_name n) === 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   410
                       dc_take dn $ Bound 0 `%(x_name n^"'")))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   411
           ===> mk_trp(%(x_name n) === %(x_name n^"'"))) (fn prems => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   412
                                res_inst_tac[("t",x_name n    )](ax_reach RS subst) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   413
                                res_inst_tac[("t",x_name n^"'")](ax_reach RS subst) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   414
                                rtac (fix_def2 RS ssubst) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   415
                                REPEAT(CHANGED(rtac (contlub_cfun_arg RS ssubst) 1
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   416
                                               THEN chain_tac 1)),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   417
                                rtac (contlub_cfun_fun RS ssubst) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   418
                                rtac (contlub_cfun_fun RS ssubst) 2,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   419
                                rtac lub_equal 3,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   420
                                chain_tac 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   421
                                rtac allI 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   422
                                resolve_tac prems 1])) 1 (dnames~~axs_reach);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   423
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   424
local
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   425
  fun one_con p (con,args) = foldr mk_All (map vname args,
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   426
        lift_defined (bound_arg (map vname args)) (nonlazy args,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   427
        lift (fn arg => %(P_name (1+rec_of arg)) $ bound_arg args arg)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   428
             (filter is_rec args,mk_trp(%p $ con_app2 con (bound_arg args) args))));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   429
  fun one_eq ((p,cons),concl) = (mk_trp(%p $ UU) ===> 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   430
                           foldr (op ===>) (map (one_con p) cons,concl));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   431
  fun ind_term concf = foldr one_eq (mapn (fn n => fn x => (P_name n, x)) 1 conss,
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   432
        mk_trp(foldr' mk_conj (mapn (fn n => concf (P_name n,x_name n)) 1 dnames)));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   433
  val take_ss = HOL_ss addsimps take_rews;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   434
  fun ind_tacs tacsf thms1 thms2 prems = TRY(safe_tac HOL_cs)::
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   435
                                flat (mapn (fn n => fn (thm1,thm2) => 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   436
                                  tacsf (n,prems) (thm1,thm2) @ 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   437
                                  flat (map (fn cons =>
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   438
                                    (resolve_tac prems 1 ::
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   439
                                     flat (map (fn (_,args) => 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   440
                                       resolve_tac prems 1::
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   441
                                       map (K(atac 1)) (nonlazy args) @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   442
                                       map (K(atac 1)) (filter is_rec args))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   443
                                     cons)))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   444
                                   conss))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   445
                                0 (thms1~~thms2));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   446
  local 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   447
    fun all_rec_to ns lazy_rec (n,cons) = forall (exists (fn arg => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   448
                  is_rec arg andalso not(rec_of arg mem ns) andalso
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   449
                  ((rec_of arg =  n andalso not(lazy_rec orelse is_lazy arg)) orelse 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   450
                    rec_of arg <> n andalso all_rec_to (rec_of arg::ns) 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   451
                      (lazy_rec orelse is_lazy arg) (n, (nth_elem(rec_of arg,conss))))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   452
                  ) o snd) cons;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   453
    fun warn (n,cons) = if all_rec_to [] false (n,cons) then (writeln 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   454
                           ("WARNING: domain "^nth_elem(n,dnames)^" is empty!"); true)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   455
                        else false;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   456
    fun lazy_rec_to ns lazy_rec (n,cons) = exists (exists (fn arg => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   457
                  is_rec arg andalso not(rec_of arg mem ns) andalso
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   458
                  ((rec_of arg =  n andalso (lazy_rec orelse is_lazy arg)) orelse 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   459
                    rec_of arg <> n andalso lazy_rec_to (rec_of arg::ns)
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   460
                     (lazy_rec orelse is_lazy arg) (n, (nth_elem(rec_of arg,conss))))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   461
                 ) o snd) cons;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   462
  in val is_emptys = map warn (mapn (fn n => fn (_,cons) => (n,cons)) 0 eqs);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   463
     val is_finite = forall (not o lazy_rec_to [] false) 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   464
                            (mapn (fn n => fn (_,cons) => (n,cons)) 0 eqs)
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   465
  end;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   466
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   467
val finite_ind = pg'' thy [] (ind_term (fn (P,x) => fn dn => 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   468
                          mk_all(x,%P $ (dc_take dn $ %"n" `Bound 0)))) (fn prems=> [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   469
                                nat_ind_tac "n" 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   470
                                simp_tac (take_ss addsimps prems) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   471
                                TRY(safe_tac HOL_cs)]
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   472
                                @ flat(mapn (fn n => fn (cons,cases) => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   473
                                 res_inst_tac [("x",x_name n)] cases 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   474
                                 asm_simp_tac (take_ss addsimps prems) 1]
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   475
                                 @ flat(map (fn (con,args) => 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   476
                                  asm_simp_tac take_ss 1 ::
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   477
                                  map (fn arg =>
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   478
                                   case_UU_tac (prems@con_rews) 1 (
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   479
                                   nth_elem(rec_of arg,dnames)^"_take n1`"^vname arg))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   480
                                  (filter is_nonlazy_rec args) @ [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   481
                                  resolve_tac prems 1] @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   482
                                  map (K (atac 1))      (nonlazy args) @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   483
                                  map (K (etac spec 1)) (filter is_rec args)) 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   484
                                 cons))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   485
                                1 (conss~~casess)));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   486
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   487
val (finites,ind) = if is_finite then
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   488
let 
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   489
  fun take_enough dn = mk_ex ("n",dc_take dn $ Bound 0 ` %"x" === %"x");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   490
  val finite_lemmas1a = map (fn dn => pg [] (mk_trp(defined (%"x")) ===> 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   491
        mk_trp(mk_disj(mk_all("n",dc_take dn $ Bound 0 ` %"x" === UU),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   492
        take_enough dn)) ===> mk_trp(take_enough dn)) [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   493
                                etac disjE 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   494
                                etac notE 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   495
                                resolve_tac take_lemmas 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   496
                                asm_simp_tac take_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   497
                                atac 1]) dnames;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   498
  val finite_lemma1b = pg [] (mk_trp (mk_all("n",foldr' mk_conj (mapn 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   499
        (fn n => fn ((dn,args),_) => mk_constrainall(x_name n,Type(dn,args),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   500
         mk_disj(dc_take dn $ Bound 1 ` Bound 0 === UU,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   501
                 dc_take dn $ Bound 1 ` Bound 0 === Bound 0))) 1 eqs)))) ([
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   502
                                rtac allI 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   503
                                nat_ind_tac "n" 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   504
                                simp_tac take_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   505
                                TRY(safe_tac(empty_cs addSEs[conjE] addSIs[conjI]))] @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   506
                                flat(mapn (fn n => fn (cons,cases) => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   507
                                  simp_tac take_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   508
                                  rtac allI 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   509
                                  res_inst_tac [("x",x_name n)] cases 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   510
                                  asm_simp_tac take_ss 1] @ 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   511
                                  flat(map (fn (con,args) => 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   512
                                    asm_simp_tac take_ss 1 ::
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   513
                                    flat(map (fn arg => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   514
                                      eres_inst_tac [("x",vname arg)] all_dupE 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   515
                                      etac disjE 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   516
                                      asm_simp_tac (HOL_ss addsimps con_rews) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   517
                                      asm_simp_tac take_ss 1])
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   518
                                    (filter is_nonlazy_rec args)))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   519
                                  cons))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   520
                                1 (conss~~casess))) handle ERROR => raise ERROR;
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   521
  val all_finite=map (fn(dn,l1b)=>pg axs_finite_def (mk_trp(%%(dn^"_finite") $ %"x"))[
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   522
                                case_UU_tac take_rews 1 "x",
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   523
                                eresolve_tac finite_lemmas1a 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   524
                                step_tac HOL_cs 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   525
                                step_tac HOL_cs 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   526
                                cut_facts_tac [l1b] 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   527
                                fast_tac HOL_cs 1]) (dnames~~atomize finite_lemma1b);
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   528
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   529
(all_finite,
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   530
 pg'' thy [] (ind_term (fn (P,x) => fn dn => %P $ %x))
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   531
                               (ind_tacs (fn _ => fn (all_fin,finite_ind) => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   532
                                rtac (rewrite_rule axs_finite_def all_fin RS exE) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   533
                                etac subst 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   534
                                rtac finite_ind 1]) all_finite (atomize finite_ind))
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   535
) end (* let *) else
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   536
(mapn (fn n => fn dn => read_instantiate_sg (sign_of thy) 
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   537
                    [("P",dn^"_finite "^x_name n)] excluded_middle) 1 dnames,
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   538
 pg'' thy [] (foldr (op ===>) (mapn (fn n =>K(mk_trp(%%"adm" $ %(P_name n))))1
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   539
                                       dnames,ind_term (fn(P,x)=>fn dn=> %P $ %x)))
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   540
                               (ind_tacs (fn (n,prems) => fn (ax_reach,finite_ind) =>[
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   541
                                rtac (ax_reach RS subst) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   542
                                res_inst_tac [("x",x_name n)] spec 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   543
                                rtac wfix_ind 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   544
                                rtac adm_impl_admw 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   545
                                resolve_tac adm_thms 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   546
                                rtac adm_subst 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   547
                                cont_tacR 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   548
                                resolve_tac prems 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   549
                                strip_tac 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   550
                                rtac(rewrite_rule axs_take_def finite_ind) 1])
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   551
                                 axs_reach (atomize finite_ind))
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   552
)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   553
end; (* local *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   554
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   555
local
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   556
  val xs = mapn (fn n => K (x_name n)) 1 dnames;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   557
  fun bnd_arg n i = Bound(2*(length dnames - n)-i-1);
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   558
  val take_ss = HOL_ss addsimps take_rews;
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   559
  val sproj   = bin_branchr (fn s => "fst("^s^")") (fn s => "snd("^s^")");
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   560
  val coind_lemma = pg [ax_bisim_def] (mk_trp(mk_imp(%%(comp_dname^"_bisim") $ %"R",
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   561
                foldr (fn (x,t)=> mk_all(x,mk_all(x^"'",t))) (xs,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   562
                  foldr mk_imp (mapn (fn n => K(proj (%"R") dnames n $ 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   563
                                      bnd_arg n 0 $ bnd_arg n 1)) 0 dnames,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   564
                    foldr' mk_conj (mapn (fn n => fn dn => 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   565
                                (dc_take dn $ %"n" `bnd_arg n 0 === 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   566
                                (dc_take dn $ %"n" `bnd_arg n 1))) 0 dnames)))))) ([
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   567
                                rtac impI 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   568
                                nat_ind_tac "n" 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   569
                                simp_tac take_ss 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   570
                                safe_tac HOL_cs] @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   571
                                flat(mapn (fn n => fn x => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   572
                                  etac allE 1, etac allE 1, 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   573
                                  eres_inst_tac [("P1",sproj "R" dnames n^
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   574
                                                  " "^x^" "^x^"'")](mp RS disjE) 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   575
                                  TRY(safe_tac HOL_cs),
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   576
                                  REPEAT(CHANGED(asm_simp_tac take_ss 1))]) 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   577
                                0 xs));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   578
in
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   579
val coind = pg [] (mk_trp(%%(comp_dname^"_bisim") $ %"R") ===>
1461
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   580
                foldr (op ===>) (mapn (fn n => fn x => 
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   581
                        mk_trp(proj (%"R") dnames n $ %x $ %(x^"'"))) 0 xs,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   582
                        mk_trp(foldr' mk_conj (map (fn x => %x === %(x^"'")) xs)))) ([
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   583
                                TRY(safe_tac HOL_cs)] @
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   584
                                flat(map (fn take_lemma => [
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   585
                                  rtac take_lemma 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   586
                                  cut_facts_tac [coind_lemma] 1,
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   587
                                  fast_tac HOL_cs 1])
6bcb44e4d6e5 expanded tabs
clasohm
parents: 1274
diff changeset
   588
                                take_lemmas));
1274
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   589
end; (* local *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   590
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   591
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   592
in (take_rews, take_lemmas, finites, finite_ind, ind, coind)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   593
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   594
end; (* let *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   595
end; (* local *)
ea0668a1c0ba added 8bit pragmas
regensbu
parents:
diff changeset
   596
end; (* struct *)