src/Pure/Concurrent/isabelle_thread.ML
author wenzelm
Tue, 26 Sep 2023 12:30:08 +0200
changeset 78715 9506b852ebdf
parent 78714 eb2255d241da
child 78716 97dfba4405e3
permissions -rw-r--r--
clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
71692
f8e52c0152fe clarified names;
wenzelm
parents: 64557
diff changeset
     1
(*  Title:      Pure/Concurrent/isabelle_thread.ML
28241
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
     2
    Author:     Makarius
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
     3
71692
f8e52c0152fe clarified names;
wenzelm
parents: 64557
diff changeset
     4
Isabelle-specific thread management.
28241
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
     5
*)
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
     6
71692
f8e52c0152fe clarified names;
wenzelm
parents: 64557
diff changeset
     7
signature ISABELLE_THREAD =
28241
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
     8
sig
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
     9
  type T
78650
47d0c333d155 clarified signature: retain original Poly/ML names Thread.Thread, Thread.Mutex, Thread.ConditionVar and de-emphasize them for Isabelle/ML;
wenzelm
parents: 78648
diff changeset
    10
  val get_thread: T -> Thread.Thread.thread
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    11
  val get_name: T -> string
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    12
  val get_id: T -> int
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    13
  val equal: T * T -> bool
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    14
  val print: T -> string
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    15
  val self: unit -> T
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    16
  val is_self: T -> bool
78711
3a3a70d4d422 clarified order of modules: early access to interrupt management of Isabelle_Threads;
wenzelm
parents: 78704
diff changeset
    17
  val threads_stack_limit: real Unsynchronized.ref
71883
44ba78056790 clarified signature;
wenzelm
parents: 71694
diff changeset
    18
  val stack_limit: unit -> int option
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    19
  type params = {name: string, stack_limit: int option, interrupts: bool}
78650
47d0c333d155 clarified signature: retain original Poly/ML names Thread.Thread, Thread.Mutex, Thread.ConditionVar and de-emphasize them for Isabelle/ML;
wenzelm
parents: 78648
diff changeset
    20
  val attributes: params -> Thread.Thread.threadAttribute list
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    21
  val fork: params -> (unit -> unit) -> T
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    22
  val is_active: T -> bool
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    23
  val join: T -> unit
78681
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
    24
  val interrupt: exn
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
    25
  val interrupt_exn: 'a Exn.result
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
    26
  val interrupt_self: unit -> 'a
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
    27
  val interrupt_other: T -> unit
78715
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
    28
  structure Exn: EXN
78714
eb2255d241da clarified signature;
wenzelm
parents: 78713
diff changeset
    29
  val expose_interrupt_result: unit -> unit Exn.result
78713
a44ac17ae227 clarified modules;
wenzelm
parents: 78711
diff changeset
    30
  val expose_interrupt: unit -> unit  (*exception Interrupt*)
78701
c7b2697094ac more general ML_Antiquotation.special_form;
wenzelm
parents: 78688
diff changeset
    31
  val try_catch: (unit -> 'a) -> (exn -> 'a) -> 'a
c7b2697094ac more general ML_Antiquotation.special_form;
wenzelm
parents: 78688
diff changeset
    32
  val try_finally: (unit -> 'a) -> (unit -> unit) -> 'a
78688
ff7db9055002 clarified signature;
wenzelm
parents: 78681
diff changeset
    33
  val try: (unit -> 'a) -> 'a option
ff7db9055002 clarified signature;
wenzelm
parents: 78681
diff changeset
    34
  val can: (unit -> 'a) -> bool
28241
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
    35
end;
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
    36
71692
f8e52c0152fe clarified names;
wenzelm
parents: 64557
diff changeset
    37
structure Isabelle_Thread: ISABELLE_THREAD =
28241
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
    38
struct
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
    39
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    40
(* abstract type *)
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    41
78650
47d0c333d155 clarified signature: retain original Poly/ML names Thread.Thread, Thread.Mutex, Thread.ConditionVar and de-emphasize them for Isabelle/ML;
wenzelm
parents: 78648
diff changeset
    42
abstype T = T of {thread: Thread.Thread.thread, name: string, id: int}
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    43
with
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    44
  val make = T;
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    45
  fun dest (T args) = args;
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    46
end;
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    47
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    48
val get_thread = #thread o dest;
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    49
val get_name = #name o dest;
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    50
val get_id = #id o dest;
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    51
78711
3a3a70d4d422 clarified order of modules: early access to interrupt management of Isabelle_Threads;
wenzelm
parents: 78704
diff changeset
    52
fun equal (t1, t2) = Thread.Thread.equal (get_thread t1, get_thread t2);
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    53
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    54
fun print t =
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    55
  (case get_name t of "" => "ML" | a => "Isabelle." ^ a) ^
78711
3a3a70d4d422 clarified order of modules: early access to interrupt management of Isabelle_Threads;
wenzelm
parents: 78704
diff changeset
    56
    "-" ^ Int.toString (get_id t);
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    57
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    58
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    59
(* self *)
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    60
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    61
val make_id = Counter.make ();
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    62
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    63
local
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    64
  val self_var = Thread_Data.var () : T Thread_Data.var;
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    65
in
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    66
78678
wenzelm
parents: 78677
diff changeset
    67
fun init_self args =
wenzelm
parents: 78677
diff changeset
    68
  let val t = make args in Thread_Data.put self_var (SOME t); t end;
60830
f56e189350b2 separate channel for debugger output;
wenzelm
parents: 60829
diff changeset
    69
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    70
fun self () =
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    71
  (case Thread_Data.get self_var of
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    72
    SOME t => t
78678
wenzelm
parents: 78677
diff changeset
    73
  | NONE => init_self {thread = Thread.Thread.self (), name = "", id = make_id ()});
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    74
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    75
fun is_self t = equal (t, self ());
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    76
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    77
end;
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    78
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    79
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    80
(* fork *)
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    81
78711
3a3a70d4d422 clarified order of modules: early access to interrupt management of Isabelle_Threads;
wenzelm
parents: 78704
diff changeset
    82
val threads_stack_limit = Unsynchronized.ref 0.25;
3a3a70d4d422 clarified order of modules: early access to interrupt management of Isabelle_Threads;
wenzelm
parents: 78704
diff changeset
    83
71883
44ba78056790 clarified signature;
wenzelm
parents: 71694
diff changeset
    84
fun stack_limit () =
44ba78056790 clarified signature;
wenzelm
parents: 71694
diff changeset
    85
  let
78711
3a3a70d4d422 clarified order of modules: early access to interrupt management of Isabelle_Threads;
wenzelm
parents: 78704
diff changeset
    86
    val limit = Real.floor (! threads_stack_limit * 1024.0 * 1024.0 * 1024.0);
3a3a70d4d422 clarified order of modules: early access to interrupt management of Isabelle_Threads;
wenzelm
parents: 78704
diff changeset
    87
  in if limit <= 0 then NONE else SOME limit end;
71883
44ba78056790 clarified signature;
wenzelm
parents: 71694
diff changeset
    88
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    89
type params = {name: string, stack_limit: int option, interrupts: bool};
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    90
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    91
fun attributes ({stack_limit, interrupts, ...}: params) =
78650
47d0c333d155 clarified signature: retain original Poly/ML names Thread.Thread, Thread.Mutex, Thread.ConditionVar and de-emphasize them for Isabelle/ML;
wenzelm
parents: 78648
diff changeset
    92
  Thread.Thread.MaximumMLStack stack_limit ::
64557
37074e22e8be more tight thread attributes, based in internal word arithmetic instead of symbolic datatypes: measurable performance improvement;
wenzelm
parents: 62923
diff changeset
    93
  Thread_Attributes.convert_attributes
37074e22e8be more tight thread attributes, based in internal word arithmetic instead of symbolic datatypes: measurable performance improvement;
wenzelm
parents: 62923
diff changeset
    94
    (if interrupts then Thread_Attributes.public_interrupts else Thread_Attributes.no_interrupts);
59468
fe6651760643 explicit threads_stack_limit (for recent Poly/ML SVN versions), which leads to soft interrupt instead of exhaustion of virtual memory, which is particularly relevant for the bigger address space of x86_64;
wenzelm
parents: 59055
diff changeset
    95
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
    96
fun fork (params: params) body =
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
    97
  let
78677
1b9e0f74addb more robust: prefer linear data flow;
wenzelm
parents: 78650
diff changeset
    98
    val self = Single_Assignment.var "self";
1b9e0f74addb more robust: prefer linear data flow;
wenzelm
parents: 78650
diff changeset
    99
    fun main () =
1b9e0f74addb more robust: prefer linear data flow;
wenzelm
parents: 78650
diff changeset
   100
      let
78678
wenzelm
parents: 78677
diff changeset
   101
        val t = init_self {thread = Thread.Thread.self (), name = #name params, id = make_id ()};
78677
1b9e0f74addb more robust: prefer linear data flow;
wenzelm
parents: 78650
diff changeset
   102
        val _ = Single_Assignment.assign self t;
1b9e0f74addb more robust: prefer linear data flow;
wenzelm
parents: 78650
diff changeset
   103
      in body () end;
1b9e0f74addb more robust: prefer linear data flow;
wenzelm
parents: 78650
diff changeset
   104
    val _ = Thread.Thread.fork (main, attributes params);
1b9e0f74addb more robust: prefer linear data flow;
wenzelm
parents: 78650
diff changeset
   105
  in Single_Assignment.await self end;
28241
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
   106
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
   107
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
   108
(* join *)
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
   109
78650
47d0c333d155 clarified signature: retain original Poly/ML names Thread.Thread, Thread.Mutex, Thread.ConditionVar and de-emphasize them for Isabelle/ML;
wenzelm
parents: 78648
diff changeset
   110
val is_active = Thread.Thread.isActive o get_thread;
78648
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
   111
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
   112
fun join t =
852ec09aef13 more explicit type Isabelle_Thread.T;
wenzelm
parents: 78647
diff changeset
   113
  while is_active t
52583
0a7240d88e09 explicit shutdown of message output thread;
wenzelm
parents: 49894
diff changeset
   114
  do OS.Process.sleep (seconds 0.1);
0a7240d88e09 explicit shutdown of message output thread;
wenzelm
parents: 49894
diff changeset
   115
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
   116
78681
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
   117
(* interrupts *)
60764
b610ba36e02c more explicit thread identification;
wenzelm
parents: 59468
diff changeset
   118
78681
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
   119
val interrupt = Thread.Thread.Interrupt;
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
   120
val interrupt_exn = Exn.Exn interrupt;
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
   121
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
   122
fun interrupt_self () = raise interrupt;
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
   123
38fe769658be clarified modules;
wenzelm
parents: 78678
diff changeset
   124
fun interrupt_other t =
78650
47d0c333d155 clarified signature: retain original Poly/ML names Thread.Thread, Thread.Mutex, Thread.ConditionVar and de-emphasize them for Isabelle/ML;
wenzelm
parents: 78648
diff changeset
   125
  Thread.Thread.interrupt (get_thread t) handle Thread.Thread _ => ();
28550
422e9bd169ac added fail-safe interrupt;
wenzelm
parents: 28241
diff changeset
   126
78715
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   127
structure Exn: EXN =
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   128
struct
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   129
  open Exn;
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   130
  val capture = capture0;
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   131
end;
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   132
78714
eb2255d241da clarified signature;
wenzelm
parents: 78713
diff changeset
   133
fun expose_interrupt_result () =
78713
a44ac17ae227 clarified modules;
wenzelm
parents: 78711
diff changeset
   134
  let
a44ac17ae227 clarified modules;
wenzelm
parents: 78711
diff changeset
   135
    val orig_atts = Thread_Attributes.safe_interrupts (Thread_Attributes.get_attributes ());
a44ac17ae227 clarified modules;
wenzelm
parents: 78711
diff changeset
   136
    val _ = Thread_Attributes.set_attributes Thread_Attributes.test_interrupts;
a44ac17ae227 clarified modules;
wenzelm
parents: 78711
diff changeset
   137
    val test = Exn.capture Thread.Thread.testInterrupt ();
a44ac17ae227 clarified modules;
wenzelm
parents: 78711
diff changeset
   138
    val _ = Thread_Attributes.set_attributes orig_atts;
78714
eb2255d241da clarified signature;
wenzelm
parents: 78713
diff changeset
   139
  in test end;
eb2255d241da clarified signature;
wenzelm
parents: 78713
diff changeset
   140
eb2255d241da clarified signature;
wenzelm
parents: 78713
diff changeset
   141
val expose_interrupt = Exn.release o expose_interrupt_result;
78713
a44ac17ae227 clarified modules;
wenzelm
parents: 78711
diff changeset
   142
78701
c7b2697094ac more general ML_Antiquotation.special_form;
wenzelm
parents: 78688
diff changeset
   143
fun try_catch e f =
78704
b54aee45cabe more robust: catch/finally part is uninterruptible;
wenzelm
parents: 78701
diff changeset
   144
  Thread_Attributes.uninterruptible (fn restore_attributes => fn () =>
b54aee45cabe more robust: catch/finally part is uninterruptible;
wenzelm
parents: 78701
diff changeset
   145
    restore_attributes e ()
b54aee45cabe more robust: catch/finally part is uninterruptible;
wenzelm
parents: 78701
diff changeset
   146
      handle exn => if Exn.is_interrupt exn then Exn.reraise exn else f exn) ();
78701
c7b2697094ac more general ML_Antiquotation.special_form;
wenzelm
parents: 78688
diff changeset
   147
c7b2697094ac more general ML_Antiquotation.special_form;
wenzelm
parents: 78688
diff changeset
   148
fun try_finally e f =
78704
b54aee45cabe more robust: catch/finally part is uninterruptible;
wenzelm
parents: 78701
diff changeset
   149
  Thread_Attributes.uninterruptible (fn restore_attributes => fn () =>
b54aee45cabe more robust: catch/finally part is uninterruptible;
wenzelm
parents: 78701
diff changeset
   150
    Exn.release (Exn.capture (restore_attributes e) () before f ())) ();
78701
c7b2697094ac more general ML_Antiquotation.special_form;
wenzelm
parents: 78688
diff changeset
   151
78688
ff7db9055002 clarified signature;
wenzelm
parents: 78681
diff changeset
   152
fun try e = Basics.try e ();
ff7db9055002 clarified signature;
wenzelm
parents: 78681
diff changeset
   153
fun can e = Basics.can e ();
ff7db9055002 clarified signature;
wenzelm
parents: 78681
diff changeset
   154
28241
de20fccf6509 Simplified thread fork interface.
wenzelm
parents:
diff changeset
   155
end;
78715
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   156
9506b852ebdf clarified signature: distinction of unmanaged vs. managed interrupts (not implemented yet);
wenzelm
parents: 78714
diff changeset
   157
structure Exn = Isabelle_Thread.Exn;